Abstract: Advanced Encryption Standard (AES) is a cryptographic algorithm which has wide range of applications. Each application has different power, speed, and resource utilization requirement. This paper thoroughly analyses implementation strategies of Advanced Encryption Standard (AES) algorithm and proposes four different architectures for AES implementation, each of these architectures targeting different applications. Each operation in AES is mathematically analyzed and implemented separately. Based on implementation results best suited strategy of hardware implementation can be chosen for each of four architectures. For this architecture 1 has been proposed and analyzed One of the main contributions of this work is reordering and merging different operation of AES encryption so as to achieve higher speed and lesser device utilization for encryption hardware. Merging techniques have increased the hardware efficiency by 36% compared to previous implementation. This work also suggests pyramid buffer hardware implementation approach to achieve higher throughput for decryption module. This work suggests very low power solution for AES encryption by merging and rolling the encryption architecture.
Introduction
Cryptography is referred to the translation of data in to a secret code (Encryption), and secret code back to data (Decryption) for security purpose. Cryptography is used not only for military applications but also many civilian applications like E-commerce, Mobile network, Automatic Teller Machine (ATM) etc. There are two (Software and hardware approach) approaches for the implementation of cryptographic algorithms. Since latter is preferred in terms speed and reliability. This work is analyzing the hardware design strategies of Advance Encryption Standardcryptographic algorithm .This section is meant to describe previous work in this domain, Motivation and problem definition of the efficient hardware implementation of AES.
Our work include the study of mathematical model of AES algorithm, Implementation and analysis of different implementation strategies of AES architecture and there by formulation of a novel architecture for AES for higher throughput and lesser hardware utilization targeting Field Programmable Gate Array. The existing hardware architecture of AES can be mainly classified as three groups, 1. The first one is an iterative core for AES algorithm which is meant for lesser hardware utilization. Since it use a common hardware for all ten rounds of AES algorithm output of present round is looped back as input to next round. Iterative core also demands a controller design to control looping and selection and skip of different operation which is specific for each round of AES algorithm. Iterative architecture is shown in Figure 1 
AES Encryption
Each encryption round has 4 main steps, Shift Rows, Byte Substitution using the Substitution Box (S-BOX), Mix Columns, and Add Round Key. Encryption takes data to be encrypted and key used for encryption. First step is addition of input data and initial round key, after this key addition step, encryption follows three iterative steps respectively, Shift Rows, Byte Substitution using the Substitution Box (S-BOX), Mix Columns and Round Key Addition. Iteration performed "N-1" times if total number of rounds are "N". For the last time Shift Rows, Byte Substitution using the Substitution Box (S-BOX) is performed and Mix Column operation is skipped. In the case of AES 128 bit tenth round 
Results and Discussion
Architecture 1 consists of key generation module and encryption unit with common control unit. It is a looping AES architecture. The design uses only LUTs, ROMs for all the operations of AES encryption and decryption. This approach reduces device utilization and significantly improves the speed compared to other implementation. Delay report of AES encryption with common 4-bit counter controller is given in table 1 In this proposed design, the encryption unit takes 10 clock cycles to complete the operation. The maximum path delay of the design is 3.420ns resulting in a maximum frequency of operation as 292.403MHz. The throughput of the proposed encryption module is 3.74Gbps.
Hardware utilization report of AES encryption with common 4bit counter controller is given in table 2 The proposed architecture achieves a throughput of 3.74 Gbps and thereby utilizing only 1% of slices in the targeted FPGA. Since the speed is higher than the already reported systems of same kind, the proposed design serves as the best high speed encryption algorithm and is thus suitable for various applications. Moreover with less area utilization, the proposed design can be embedded with other larger designs as well. As long as delay of key generation is lesser than delay of encryption and decryption then delay of the whole unit depend on delay of encryption and decryption. In architecture 1 controller is common to key generation and encryption/Decryption, Hence there will be a slight hardware overhead on key generation unit. All the control signal is output from key generation unit hence have more output ports. Hardware utilization report of AES key generation with common 4 bit counter controller is given below table 4 
Conclusion
Four architectures have been discussed and Advanced Encryption Standard including very high throughput AES encryption, Very high throughput decryption, Hardware efficient design of AES encryption unit and looping architecture for encryption and decryption with common control unit. All the architecture are implemented on board and thoroughly verified on simulator and hardware.
Thorough analysis of AES algorithm leads to a novel technique of hardware reduction by relocating and merging different operation in AES algorithm. New hardware implementation strategy achieved an efficiency increase of 36% as compared to previous implementation. This new encryption module is best suited for e-commerce server which must have higher throughput and also in RFID module which require lesser area of implementation. 
